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Abstract
An extensible machine architecture is devised to efficiently support a parallel reduction model of computation. The
organisation of the machine is designed to match the behaviour of the application programs. A pilot implementation
of the architecture is used to obtain an execution profile of the various applications. These profiles are used with a
performance model to calculate optimal schedules of the applications. The resulting speedup figures give an upper
bound for the performance gain that may be attained on a full implementation of the architecture. The most impor-
tant result is that each application allows for a processor utilisation of over 50% to be attained on our parallel archi-
tecture.
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1. Introduction
With today’s microprocessor technology it is possible to connect large numbers of powerful processors via a high
speed communication network. Each processor may be equipped with a large store, to which it has high speed
access. Storage modules can be equipped with few access ports. Arbitration logic makes shared access possible,
with the same high speed, unless a storage cell is accessed from more than one port at exactly the same time. It is
difficult to provide a large number of processors with high speed access to a common store. A globally shared
component tends to reduce fault tolerance, extensibility and potential parallelism of a system. Considering this, we
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set out to develop a model of computation based on reduction, that can be implemented efficiently on an architec-
ture without a common store. In part I of this paper1 it was shown, that based on this model of computation, inter-
esting application programs, such as Wang’s algorithm2 to solve a sparse system of linear equations, can be trans-
formed into functionally equivalent versions that benefit from parallel evaluation on such an architecture.
The model of computation is based on the concept of a job. This is a closed, needed redex that can be evaluated in
parallel to other jobs at a cost that can be kept low for two reasons. Firstly, during the evaluation of a job, there is
no need for communication since it is closed. Secondly, the communication costs incurred in setting up the job on
a separate processor and returning its results can be kept low enough to make parallel evaluation beneficial. This is
achieved by transforming programs without this property into functionally equivalent ones with this property. A
possible disadvantage of this scheme is, that parallel evaluation of closed expressions makes it necessary to dupli-
cate shared subexpressions. To avoid the duplication of work, such subexpressions must be in normal form. A
function is available to normalise shared subexpressions before the generation of parallel jobs.
Jobs arise when a special function “sandwich” is encountered during the evaluation of an application. It gives the
arguments of the function the status of a job and schedules their parallel evaluation. The application programmer
has to ensure, that the requirements for jobs are indeed satisfied. Special precautions may have to be taken to bal-
ance communication and reduction cost. For instance the recursive subdivision of unsorted lists in the quick sort
algorithm must be stopped when the lists become too small. A threshold mechanism achieves this form of dynamic
grain size control. Applications that lend themselves well to be written as “sandwich” programs are divide-and-
conquer algorithms.
In this part of our paper we describe the machine model in more detail and present performance figures with
respect to the application programs and a pilot implementation of the architecture.
2. Machine model
The architecture of the parallel reduction machine that we use to support the sandwich strategy consists of a net-
work of processing elements, each with a fair amount of local store. We do not make assumptions about the topol-
ogy. Until now we hav e used a string of processing elements and experiments with a regular mesh structure are
planned. The use of shared store as a communication device allows for some interesting optimisations to be imple-
mented.
2.1. Storage
The storage space of a processing element is the set of storage cells that can be accessed by elementary operations,
such as “dereference pointer” or “allocate cell”. This is called local access. Although in general communication
facilities are necessary to access the store of an arbitrary processing element (non-local access), the storage spaces
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of adjacent processing elements may partly overlap. Hence some transactions may bypass the communication
facilities, because both parties have local access to the same store. When individual storage cells are addressed,
non-local access is always much slower than local access. Most communication systems transfer large groups of
elementary data items as a single packet to amortise the overhead incurred in setting up a transaction.
The classical message passing paradigm does not take advantage of overlapping storage. This is mainly due to the
call by value semantics of the message passing primitives, which causes a message to be copied from source to
destination. Yet another copy of the message has to be made if during transmission the destination storage area is
still unknown. This unfortunate situation arises because data transfer is usually combined with process synchroni-
sation and it may well occur that the recipient of the message is not yet ready to accept it. One solution is to delay
the transmitter until the recipient is prepared to communicate, but this is unacceptable in those areas where insuffi-
cient parallelism is available to cover the waiting periods. Regular message passing causes at least two copies to be
made of the transported message. Not even a single copy is necessary if both parties in communication have access
to the same local store and synchronisation is separated from communication. The latter scheme is used in our pro-
posal to transport jobs and results.
2.2. Processing
An alternative name for string reduction is tree reduction. This term blends well with the “job” structure that is
generated by the sandwich strategy. The root of the tree is formed by the main job. Reduction of a sandwich
expression causes new jobs to be created. The representation of a job “flows” along the edge that connects the job
to its parent. On termination, a job communicates the result to its parent along the same edge but in opposite direc-
tion. Communication between two jobs is only possible, when they are parent and child. Consider as an example
the job structure shown in figure (1) that arises during the execution of Wang’s partitioning algorithm. The hori-
zontal solid lines represent sequential calculations (measured in reduction steps). The vertical solid lines represent
the size of the jobs (measured as a number of nodes) that are transmitted to be reduced in parallel. The computa-
tion starts off sequentially (185 steps) until the first two subjobs are created. One of them causes two new jobs to
be started until we arrive at the situation where five jobs are evaluated in parallel for a relatively long time. In order
not to clutter up the diagram the jobs and results are shown as separate trees. The flow of results is drawn as
dashed lines that mirror the flow of jobs. In most applications that we have run it takes little time to merge the
results. Wang’s algorithm consists of two parallel phases and a sequential phase: after the first elimination phase a
long sequential calculation is necessary (7411 steps) before the second elimination phase can be started.
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Figure 1 : The job and result trees generated by Wang’s algorithm (not drawn to scale)
The processing elements in the parallel machine architecture must be arranged in such a way that a dynamically
generated job-tree as described above can be mapped on the physical topology. Each individual processing element
must be capable of supporting more than one reducer (process) and a reducer is involved with a single job until the
job terminates. Within a processing element a form of local scheduling is necessary to allow for a reducer to wait
for completion of the children of the job it is reducing. The processing element is then free to take up another
assignment. By definition the normal form of a job is needed in some context, hence the local scheduling need not
be concerned with preemption and rescheduling of active jobs.
If the number of jobs does not exceed the number of processing elements, each processing element could be allo-
cated to a job (via a reducer). In that case the utilisation of resources is not optimal. Therefore the number of jobs
should be larger than the number of processing elements. Indiscriminate allocation of jobs to reducers may not
yield good results. For instance if all leaf nodes in the job-tree end up in a single processing element, the overall
performance of the system will be worse than that of a sequential machine.
2.2.1. The Conductor
Control is necessary to spread the jobs over the available processing elements and to make sure that the storage
requirements of the jobs do not exceed the machine capacity. Both activities require global information. To achieve
this, we have decided to allocate this task to a dedicated processing element. We call this centralised scheduler the
conductor to stress that it has complete control over the “orchestra” of reducers, but that once a reducer has been
allocated a job, it enters a relatively long period of autonomy. To be responsive, the conductor must have a “direct”
connection to each reducer. In large systems it will be necessary to implement the conductor in a distributed
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fashion. Each single conductor controls a section of the system, but by exchange of information between conduc-
tors, global control of the system is still effectuated. Our expectation is that this organisation does not introduce a
bottleneck, since the purpose of creating jobs was to produce large grains of parallel computation. If the jobs are
too small to sustain the extra cost incurred in centralised control, the tools that were developed to regulate the grain
size were applied inappropriately.
The task of the conductor is to balance the load in an environment with resources that are scarce. In general there
are many ways to distribute a number of jobs over a number of processing elements. Each possible distribution is
called a schedule. Not all schedules are feasible, because the storage capacity of each processing element is lim-
ited. The schedules that would cause the capacity of one or more processing elements to overflow should be
rejected. It is the purpose of the conductor to choose the shortest feasible schedule. A practical load distribution
algorithm can not guarantee that a feasible schedule is chosen, because the maximum size of a job is not known in
advance. It is therefore possible that deadlock will occur. Howev er, such a situation can be detected immediately.
In a system with background store the risk of deadlock will be lower, because the storage capacity of each process-
ing element will be larger.
To allow for the conductor to make sensible decisions, the size of a job has to be included in a request for job allo-
cation. In the applications that were developed in part I of this paper, this information is already present for
dynamic grain size control, so it can be used at no extra cost. The load balancing algorithm of the conductor will
base its allocation policy on the recorded history of the application program that is running. In our opinion the his-
tory should also include information about previous runs of the same application, which given that most applica-
tions are run more than once, should in principle be possible. The behaviour of an application is captured in a
parameterised “profile”. For example the quick sort algorithm has a profile shown in figure (2).
step action expression interpretation
1. select pivot p1 constant time
2. split list l × p2 time proportional to the length of the list
3. recursively sort sublists l1 × p3
l2 × p4 times dependent on the lengths of sublists
4. append pivot and sublists l1 × p5 time dependent on length of first sublist
Figure 2 : Execution profile of quick sort
Fed with this information, the conductor can make estimates of the execution times of both recursive inv ocations
of quick sort at the time they are about to be scheduled (step 3). The parameters p3 and p4 are multiplied by the
lengths of the sublists, which are calculated by the split phase for the purpose of dynamic grain size control. In a
sense the conductor is allowed to look one “step” ahead in time, which gives it predictive power to schedule the
next family of jobs.
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We are still investigating general methods for the specification of execution profiles.3 Our current results are based
on exact profiles of the applications, which state the real execution times rather than the parameters from which
execution times can be estimated. The performance results presented in this paper are calculated a posteriori, from
the recorded execution profiles. The calculation of the optimum schedule (see section 4) is based on a heuristic,
which uses advance knowledge that is restricted to one “step”, such that the results provide an upper bound on the
performance gain on a full implementation of the system.
2.2.2. The reducer
A reducer performs the actual rewriting of an expression into a normal form. To avoid the complexity of dynamic
process creation, all reducers are started when the system is started. Steps 1 and 2 (below) are performed ad infini-
tum, by each reducer. Step 3 is performed when a sandwich expression is encountered.
1) The reducer waits until a job arrives. The job will require many reduction steps before it reaches head nor-
mal form, since it represents a coarse parallel grain.
2) The normal form of a job must be returned to its creator. The creator of the job will find that the root of the
original representation of the job has been overwritten by the result.
3) The evaluation of a sandwich expression may cause new jobs to be created, provided enough resources are
available: a free reducer and sufficient storage for each job. The conductor process will be asked permission
before the jobs may be created. A single transaction with the conductor is sufficient, since all potential jobs
are available at the same time. The reducer has to wait until the conductor sends its reply, otherwise it could
alter the jobs (while reducing) and this would make the size of a job an unreliable measure. Another reason
is, that after all jobs have been taken up by other reducers, there can be hardly any work left, such that the
reducer might as well be suspended until all jobs are complete. If the conductor refuses the request, evalua-
tion proceeds in the normal lazy fashion.
2.2.3. Graph transport
In addition to the reducers, each processing element supports a graph transfer process. This process operates like
an interrupt handler, in the sense that when a message is received to transport a graph, normal (reduction) process-
ing is interrupted, and the transport is effectuated as a single indivisible action. On completion, control is returned
to the interrupted reducer. Like a real interrupt handler, the graph transport process should not encounter delays,
such as those resulting from synchronisation requirements between producer and consumer of graphs. The reason
that such delays are impossible is because all parties in the transfer of jobs or results are inactive while the transfer
is taking place. The consumer of a graph is inactive because it is a reducer that is waiting for either a result or a
new job. In the case of a result transfer, the producer has just reached a normal form, hence it can no longer be
Vree&Hartel Parallel graph reduction 6
active. It was shown earlier, that it is necessary for the producer of a job to be suspended until the result appears.
Since a graph that arrives at its destination requires heap space, interaction between graph transport and reduction
(via storage allocation) deserves further attention. Large graphs are transported in a number of packets and each
packet contains a number of nodes. Depending on the particular storage allocator that is used, in one request an
area may be allocated that is large enough to store the entire graph, a packet or just a node. The smaller the alloca-
tion unit, the more likely it is, that graph transport will be slow. Unfortunately storage allocation and reclamation
schemes that support varisized allocation are more expensive than those that only support fixed size allocations.4, 5
Hence there is a tradeoff between data communication speed and sequential reduction speed.
The graph transport mechanism that we have opted for assumes, that a contiguous block of store, large enough to
hold the entire graph is allocated before the first packet arrives at its destination. The reasons for this choice are
twofold. Firstly, the algorithm is simple enough to be implemented directly in hardware. Secondly it may also
serve to perform copying garbage collection. In this way impaired sequential reduction speed can be improved sig-
nificantly.
2.2.3.1. Copying garbage collection and graph transportation
The conditions that are satisfied when a graph transport operation is started can be summarised as follows. The
transmitting process is guaranteed not to alter the graph that forms the contents of the message in from − space,
because the entire process of graph transportation is an indivisible action to the transmitting process. The storage
area of the message at the receiver side in to − space is known in advance. The area is also reserved, because the
allocation has already been done, for instance by the conductor.
To make an efficient hardware implementation possible, the number of accesses to from − and to − space must be
minimised, since accessing non local (off board) information incurs considerable protocol overhead. The follow-
ing classification of accesses may serve to clarify the restrictions imposed by such efficiency considerations:
Reading nodes at arbitrary locations in from − space
During the copying process, each reachable node must at least be read once. A shared node is read as many
times as there exist pointers to that node.
Writing pointer fields at arbitrary locations in from − space (marking)
Sharing requires the copying algorithm to mark the nodes that have already been processed. Marking may be
performed by storing the forwarding address of a node in the original node in from − space.
Writing nodes in “stream mode” to to − space
A node needs to be output once only, if the relevant information contained in the node has been updated
completely before it is output. This feature is a significant advantage, as it allows the nodes to be output as a
continuous stream (into a pipeline), without the need for explicitly indicating the destination addresses of the
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nodes.
The compaction algorithm that we are using traverses the graph in pre-order. Entire nodes are read out and stored
in a local stack. The address of the next node to be output is maintained in a local counter. It is incremented by the
size of a node each time one is output to to − space. The stack contains the nodes, which form the leftmost path
from the root to the current node. If the top of the stack contains a node that does not require any of its pointers to
be updated any more, it is output to to − space. The stack is popped and the appropriate pointer in the new top
node is replaced by the current value of the output counter. When a previously copied node is encountered, its for-
warding address rather than the contents of the output counter is used. The algorithm is started, with a stack that
contains a copy of the root and it terminates as soon as the stack has become empty. At the end an additional tra-
versal of the graph in from − space is needed to reset the marks.
root
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Initial stack configuration
1 2 3
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1 2 stack growth
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1 7 8 9
1 7 8
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1
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Figure 3 : (a) sample graph (b) successive stack configurations
The sample graph of figure (3-a) causes the stack configurations of figure (3-b) at the moments when a copy of a
node is output to to − space. The cell marked with an asterisk is discovered to be a shared node.
2.2.3.2. Cyclic graphs
The graph compaction algorithm will fail to terminate if cycles are present in the graph. In functional programs,
cycles can only be created by recursive functions. Within the body of a recursive function, the occurrence of the
function name itself causes a cycle to be created in graph reduction. The number of functions however is deter-
mined by the compiler, and remains constant during execution. Pointers to functions within a graph can be imple-
mented by constants, which represent the index in the table, where the function is stored. Hence these cycles will
disappear.5 The same reasoning also holds for mutually recursive functions.
The solution to the Hamming problem6 uses a recursive data structure, which if properly implemented by a cyclic
graph, results in a linear time algorithm. The cyclic data structure maintains a form of history, which can also be
achieved by using explicit parameters to represent the history. The algorithm still runs in linear time, but no longer
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contains cycles. The same type of transformation can be used to eliminate cyclic data structures in a wide class of
practical applications.7 This transformation has been applied to one of our test programs (the tidal model). Com-
paction algorithms exist that can handle cyclic graphs properly, but these are less efficient. Either the graph must
be traversed more than once, or the copied nodes are updated after they hav e been output. We propose to avoid
cyclic graphs, even though certain computations will be performed less efficiently.
2.2.3.3. Performance analysis
An estimate is given of the expected performance of the graph compaction algorithm described above, both in case
it is implemented in hardware and in software. The two implementations differ in several aspects:
Data transfer protocol cost
Some bus protocols allow for data to be transferred as a continuous stream, without intervening addresses.
Both at the transmitting and the receiving side the address of the current datum, maintained in local regis-
ters, is incremented after each transfer. This allows the hardware implementation to have a much higher
access rate to the to − space than a software implementation.
Instruction fetch and execution
The software implementation requires the CPU to fetch, decode and execute machine instructions. Our
transfer algorithm was coded in 32 Motorola MC68010 machine instructions (78 bytes), of which on the
av erage 90% are executed per node. These could be kept in the MC68020 on-chip instruction cache. In spite
of its ability to overlap instruction decoding and execution, the MC68020 still requires time to execute some
instructions (e.g. branches) that can not be overlapped with data transfers.
Hardware parallelism
Many operations that must be performed in sequential order by a general purpose processor, can be per-
formed in parallel by a special purpose processor such as a graph compaction module. For example, the
algorithm has been designed such, that once a node is ready, the original may be marked while the copy is
being output to another store. Such an optimisation can only be achieved with hardware.
Arbitration protocol cost
The share of protocol cost in accessing the bus is not negligible. The CPU has insufficient means to optimise
the usage of the bus, since the bus protocol circuitry enforces the use of a standard protocol. In contrast, the
hardware implementation needs to acquire mastery over the destination bus once and may continue to use
the bus as efficiently as possible.
The performance of a software implementation (on a MC68010) was found to exceed 10.000 nodes per second. A
preliminary study has shown, that the hardware implementation can be up to two orders of magnitude faster.
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The graph compaction algorithm has the disadvantage, that it requires a local stack, which on the average requires
√ n cells for a graph with n nodes.5 A stack of for instance ten thousand nodes with 2 × 32 bits per node does not
pose unsurmountable problems. Because stack overflow can not be prevented nor ignored,4 special precautions
must be taken to deal with stack overflow properly.8
2.3. Cooperation of functional units
Having exposed the functionality of the components in the architecture, we can now show with an example how
they cooperate. Figure (4) represents a configuration with three processing elements dedicated to reduction and the
conductor. Graphs reside in overlapping stores. The life cycle of a single job is traced by describing, in chronologi-
cal order, the messages that travel the system.
PE 1
reducer 1a
Store 1
job1 , . . .
PE 2
graph
transfer
Store 2
copy of
job1
PE 3
reducer 3a
PE 4
conductor
Message VI Message III
Message IIMessage V
Message I Message IV
Figure 4 : Graph and message transport
Message I: Create jobs
Reducer 1a on processing element 1 notifies the conductor of the creation of potential jobs located in store 1.
The size of the graphs representing the jobs and the pointers to their roots are part of the message.
Message II: Transport job
The conductor decides to allocate reducer 3a to the first job, and sends a message to the graph transfer
process on processing element 2. The message contains the identification of the producer and the consumer
of the graph representing the job and its location. Since processing element 2 has local access to both the
source and the destination area, the graph can be transported node by node without requiring any intermedi-
ate copies. This advantage is due to both the use of overlapping stores and the separation of synchronisation
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and communication. The conductor has a good opportunity to exploit this property of the architecture in its
allocation policy.
Message III: Start evaluation
When the transport has finished, reducer 3a must be made ready. This can be accomplished by allowing the
graph transfer process to pass information to the local scheduler of processing element 3. This form of syn-
chronisation can not cause delays, since the receiving party is guaranteed to be waiting for it. The pointer to
the root of the graph is part of the message.
Message IV: Result available
The availability of the result has to be announced to the conductor, since it must know when a reducer is free
to receive a new job. The conductor also organises the transport of the result. The message contains the
whereabouts of the result and the identity of its producer and consumer.
Message V: Transport result
The transport of the result is similar to job transport.
Message VI: Job complete
The scheduling administration on processing element 1 is updated, to register that a job that reducer 1a is
waiting for has now arrived. By the time that all outstanding jobs have been completed, the waiting reducer
is made ready by the local scheduler.
A similar communication pattern emerges if jobs are to be transported under less favourable circumstances. The
transfer will involve more processes and intermediate copies can no longer be avoided.
2.4. Mode of operation
We think of a parallel architecture for reduction as an embedded processor in a conventional host computer system.
The operating system of the latter provides facilities to load and execute an application on the embedded system.
The embedded processor is allocated to a single task, in the form of the main expression to be reduced, and
remains allocated to the task until it completes. This obviates the need for multi-programming and other complica-
tions necessary in a general purpose system. We can even afford to omit support for input/output operations,
because the embedded system may be fed a stream of jobs, which it will turn into a stream of results. While pre-
paring the next job, the host may perform the necessary input/output operations.
Before an application can be started, its representation has to be prepared for execution. Depending on the way the
reducer references the representation it may be (partially) preloaded in the processing elements, or could be trans-
mitted as part of the jobs. If the demands with respect to the necessary code of the parallel computations are highly
dynamic, preloading appears to be wasteful of both space and time. If the same code is required by all jobs,
preloading is more economic.
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The self modifying (sometimes called self optimising) property of the code generally used in graph reduction has a
menacing characteristic to the code management scheme. Although semantically equivalent, some representations
of the same function consume more space than others. Consider as an example, the function that computes the list
of natural numbers. As soon as a certain number of elements of the list have been evaluated, the representation will
have grown with respect to its initial form. Keeping the representation as it is saves time, when elements of the list
are needed more than once. Reverting to the original form saves space, but requires the list to be recomputed if it is
needed again. In a sequential graph reduction system, it may be expected, that the self modifying property may be
controlled more easily than in an implementation where code is distributed over a network of processing elements.
The reason is, that transportation of a large representation of a function incurs a time penalty with respect to a
small representation. In the extreme case, it may even be worthwhile to perform an amount of recalculation to
reduce communication costs and still achieve best performance. In our experiments we have selected the behaviour
that gav e the best performance improvement with respect to normal sequential versions of the same applications.
3. Performance model
To quantify the performance difference between sequential lazy graph reduction and graph reduction with the pro-
posed parallel strategy and architecture, some measures are defined and applied to the application programs. With
normal lazy graph reduction, the total execution time for a program is assumed to be largely dependent on the total
number of reduction steps. If the individual reduction steps require roughly the same amount of computation, this
relation is assumed to be linear. Such is the case with the combinator reduction system used in our experiments.9
Therefore, the amount of work involved in normalising an expression is identified with the number of reduction
steps involved. The definition of the sandwich strategy is such, that there is no difference in the total number of
reduction steps required, whether a program is evaluated under the normal lazy strategy or with the sandwich strat-
egy. Using the sandwich strategy, the net execution time of the program is less, due to parallel evaluation of jobs.
The diagram of figure (5) schematises this difference. The horizontal line segments represent the number of reduc-
tion steps required by the different branches in the evaluation.
b steps s1 steps e steps
s2 steps
Figure 5 : Time diagram of parallel evaluation
On a system with unlimited processors and free data communication the total number of reduction steps, when m
branches are generated, is:
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(1)Rt = b +
m
i=1
Σ si + e
With the sandwich strategy the net number of reduction steps is:
(2)Rn = b +
m
i=1
max si + e
The numbers b, s1 . . . sm and e in (2) are also interpreted as net reduction steps, rather than total reduction steps as
in (1). The performance gain of parallel graph reduction over lazy graph reduction may now be expressed as
Rt /Rn.
This is not a realistic approximation, since programs must be partially rewritten before the sandwich strategy may
be applied effectively. Therefore, it is only fair to refer to the measure Rs, which gives the number of reduction
steps for the sequential, untransformed version of the same program. The ratio Rs/Rn is considered to be a more
realistic measure of performance gain. The ratio Rs/Rt gives the performance loss due to the cost of program trans-
formations required to exploit parallelism.
Refinements are introduced to model some of the delays that may be experienced in the system. The first refine-
ment compensates for loss in computing resources due to the transportation of jobs and results, since in the pro-
posed architecture, the processing elements operate on private stores. In the modified time diagram of figure (6),
the horizontal axis represents reduction steps as before. The length of a diagonal arrow represents the size of a
graph that is transported, measured as a number of nodes. A graph transfer process behaves like a pipeline: one
processor collects the nodes of the graph and sends a stream of nodes through the network. At the end of the pipe-
line a companion processor assembles the copy of the graph. In the general case two processors are actively work-
ing on the same transport. Transportation cost is expressed in reduction steps, by equating the time necessary for
the transportation of T nodes with that spent in one reduction step. Furthermore, a penalty of C reduction steps
accounts for the time spent in communication between processes. The roman numerals used to identify the transac-
tions in figure (4) are shown in parentheses in figure (6).
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C(VI) e steps
C(II)
j2 nodes
C(III) s2 steps C(IV) C(V)
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Figure 6 : Time diagram of parallel evaluation and transportation
The transportation cost is dependent on the distance travelled. As a first approximation, we would like to ignore
locality, and assume that all graph transports relate to the same distance. The values of C and T are regarded as
constants of the hardware and software configuration of a particular implementation of the proposed architecture.
In the performance measures developed thus far, the role of Rn is assumed by a new quantity Rg, which takes data
communication cost into account. Let ji and ri represent the numbers of transported nodes in respectively the
i − th job and the i − th result. The communication cost pertaining to the i − th job/result is:
(3)ci = 
ji
T
 + 
ri
T
 + 4 C
The gross number of reduction steps of the whole family of m jobs is defined as:
(4)Rg = b +
m
i=1
max (ci + si) + e + 2 C
The ratio S = Rs/Rg gives the maximum speedup that can be attained. If the number of processing elements N
required to achieve this speedup is taken into account, we find for the processor efficiency:
(5)E = RtRg × N
The enumerator in (5) represents the amount of work done, whereas the denominator represents the maximum
available computing capacity.
4. Optimal scheduling
Before considering the implementation of “on-the-fly” load balancing on our experimental reduction machine, we
have inv estigated the consequences of the performance model outlined in the previous sections. This model
assumes that the number of processors is sufficiently large to allow every job to be scheduled for execution as soon
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as it is generated. In the more realistic case of a limited number of processors, jobs will have to wait until a reducer
becomes available. To calculate the best possible performance of an application on a given architecture, we have
used the data obtained with the performance model to compute an optimal mapping of the generated jobs onto the
available processors. This mapping, which minimises the turn around time, is called an optimum schedule. Com-
puting an optimal schedule a posteriori serves two purposes. At first it yields an upper bound for the speed up that
can be attained with the given application on the class of architectures considered. Secondly, an optimum schedule
can be useful when the same application is executed frequently with different input data and when the generation
of jobs hardly depends on the input data. This is the case with the fast Fourier transform, Wang’s algorithm and
the tidal model, provided the size of the problem remains fixed. For example, the latter application is designed to
be used frequently and the generation of parallel jobs in the program only depends on geographical data, which are
not likely to change often.
4.1. Scheduling of jobs
The illustration of figure (7) shows two jobs ( fork1 and fork2) that have executed a sandwich primitive and three
jobs that remain sequential (mid1, mid2 and mid3). The horizontal axis represents the elapsed time as measured in
reduction steps. The depicted durations of all job entities include the communication cost that is modeled by the
parameters C and T in the performance model (shown by the dashed arrows).
elapsed time
fork1
fork2
mid3
mid2
join2
mid1
join1
Figure 7 : Fork, mid and join jobs
After evaluating a sandwich reduction step, a job is suspended until the forked jobs have all terminated. From a
scheduling point of view, this gives rise to three different job entities with a strict precedence relation:
fork jobs
A fork job executes a certain amount of reduction steps and then spawns a number of descendant jobs.
join jobs
When its descendants have terminated and their results have arrived, a fork job may resume reduction until it
either terminates or encounters another sandwich application. In the first case the job is called a join job, the
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second case classifies it as a fork job again.
mid jobs
A mid-job does not execute the sandwich function and remains a sequential job.
Once an application has been run, all relevant data that is needed to compute the duration of fork, mid and join
jobs is collected. The problem that remains to be solved in order to obtain an optimal schedule is to find a distribu-
tion of fork, mid and join jobs that satisfies the given precedence relations and minimises the total execution time.
elapsed time
fork2
tbranch
mid3 join2
processor1
fork1 mid1 mid2 join1 processor2
Figure 8 : An optimal schedule with two processors
As an example, figure (8) illustrates a schedule of the jobs involved in the application of figure (7) on a two proces-
sor system. The dashed lines represent the time periods that a processor is idle. When the job fork2 wishes to sub-
mit its two descendant jobs (at t = tbranch), there exists a choice whether processor1 should continue to execute job
mid2 or job mid3. Both allocations represent a partial schedule and should be evaluated to decide which of the two
is the shortest. The diagram of figure (8) shows the optimum schedule for this problem. In large applications many
branches arise, yielding a vast search space to find the optimum schedule. The search for an optimal schedule with
three types of jobs and prescribed precedence relations is an NP-complete problem.
4.2. Branch and bound algorithm
The algorithm that we have used to find the optimum schedule constructs a tree of possible allocations of jobs to
processors. It is based on the branch and bound principle.10 Each node in the tree represents the choice of allocat-
ing a job to a processor. A path from the root of the tree to a leaf forms a complete schedule. While the tree is con-
structed in a depth-first manner, an administration of available jobs is built and attached to each node of the tree.
This is necessary because the set of available jobs at each node depends on the history (i.c. which fork jobs were
executed). The fact that join jobs have to be scheduled at the same processor, where the corresponding fork job
once was allocated also renders the allocation policy history sensitive. If this restriction on the allocation of join
jobs would not have been imposed, the system would have to physically transport the representation of the join
jobs to the elected processor. It is expected, that the incurred data communication cost does not outweigh the gain
in scheduling efficiency that can be obtained by unconstrained allocation of join jobs. In our application programs
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and on our architecture, the cost to transport the representation of a join job is more than an order of magnitude
larger than its reduction cost.
To reduce the size of the search tree, the scheduling program computes a lower bound on the best possible sched-
ule that can be realised from a given node and compares this bound with the best schedule found so far. If the
lower bound exceeds this schedule, the search beyond this point is cancelled. The lower bound is calculated with
the expression t + e/ p, where t is the elapsed time, measured in reduction steps, to arrive at the given branch point
(e.g. t = tbranch in figure 8). The quantity e represents the total number of reductions steps that remain to be per-
formed in all jobs, from the current branch point until the end of the application. The ratio e/ p equals the process-
ing time required to execute the remaining amount of work (e) if an exact partitioning of the work over the avail-
able ( p) processors would be possible. The lower bound coincides with the real optimum schedule, if this exact p-
partition exists for the jobs that remain to be executed.
The proposed branch and bound algorithm is most effective if the search is directed in such a way that a near opti-
mum solution is found quickly. If such a near optimum is established in the very beginning of the schedule, many
search paths in the remainder of the program representing longer schedules can be effectively pruned. To achieve
this, the following heuristics have been incorporated in the program:
a) Because in our applications join jobs always contain a negligible amount of work, first an optimal schedule
is computed for fork- and mid jobs.
b) If a choice exists, a fork job has priority over a join job, thus fork jobs are scheduled first. Scheduling a fork
job increases the number of jobs that still have to be scheduled, while allocating a mid job decreases this
number. The heuristic assumes, that better schedules arise if more jobs are available.
c) A larger job takes priority over a smaller job. This heuristic has been proven to yield a schedule that is at
most a factor of two larger than the optimal schedule.11
4.3. A parallel program to find the optimum schedule of a set of jobs
While designing the program to find optimal schedules for divide-and-conquer algorithms, it appeared that the pro-
gram itself could be written as a divide-and-conquer application and included in the set of application programs
that we use to test our parallel reduction model. However, because jobs have to be self contained, a central admin-
istration containing the best schedule found so far, can only be maintained at high cost. This implies that the prun-
ing of subtrees can not be performed. The gain in scheduling time due to parallel evaluation has to be compared to
the loss in search efficiency. Considering that the search with heuristics and lower bound comparison only realises
a speed up by a factor of two with many jobs of about the same size, the speed up of the scheduling algorithm by
parallel execution soon exceeds the loss in search efficiency. The threshold mechanism that we use for dynamic
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grain size control causes all mid jobs to be of approximately the same size.
The SASL function Alloc of figure (9) implements the tree search algorithm without the lower bound calculation
and cancelling of subtrees. This parallel version of Alloc shows how the sandwich function is used in combination
with the threshold mechanism. The Alloc function is a simplified version of the result obtained by the job-lifting
and grain size transformations, which are described in part I of this paper.
1. Alloc jobold jobnew procold ( ) level
2. = Process ( jobold + + jobnew) procold level
3. Alloc jobold ( ) procold ( proc : procnew) level
4. = Alloc ( ) jobold ( proc : procold) procnew level
5. Alloc jobold jobnew procold ( proc : procnew) level
6. = Busy proc → allocnextproc
7. jobnew = ( ) → allocnextproc
8. level > Threshold → (allocjob1 nextlevel) : (allocjob2 nextlevel)
9. sandwich cons (allocjob1 nextlevel ) (allocjob2 nextlevel )
10. WHERE
11. jobold1 : ( job : jobnew1) = FindNextJob jobold jobnew proc
12. allocnextproc = Alloc ( )  ( jobold + + jobnew) ( proc : procold) procnew level
13. allocjob1 = Alloc ( )  ( jobold1 + + jobnew1)
14. ((Allocate job proc) : procold) procnew
15. allocjob2 = Alloc ( job : jobold1) jobnew1 procold ( proc : procnew)
16. nextlevel = level + 1
Figure 9 : The parallel tree search function
The function Alloc scans two administrations: a job administration jobold + + jobnew and a processor administra-
tion procold + + procnew. The lists jobold and procold contain jobs and processors that have already been
scanned, whereas jobnew and procnew contain the items that have not yet been considered. The heads of jobnew
and procnew are the job respectively processor that are currently considered for allocation. The applications of
allocjob1 and allocjob2 (in lines 8 and 9) constitute the two alternatives of allocating the actual job to the actual
processor (allocjob1) and not allocating the actual job (allocjob2). The latter alternative causes the next job to be
considered for allocation. Both alternatives are submitted for parallel evaluation by the sandwich application in
line 9. However, this line is only executed if the actual depth of the tree (level ) is below a certain value Threshold .
If the level exceeds the threshold value, the same alternatives are evaluated in line 8, but in this case sequentially.
The definition in line 1 applies if procnew is empty, which means that no more processors are available for alloca-
tion. The function Process advances the time until one of the processors becomes free (via termination of the cur-
rent job allocated to that processor). Process then recursively calls Alloc to perform allocation of the recently
freed processor(s). The definition of line 3 applies if jobnew is empty, which is the case when no more jobs are
available for allocation to the current processor. Howev er, there may still be join jobs that are ready for execution
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and have been skipped because they hav e to be executed by a different processor. Thus instead of terminating, the
function Alloc is called recursively in line 4 to enable join jobs to be allocated to the next available processor. The
function Busy in line 6 checks if the current processor is ready to receive a job. The function FindNextJob in line
11 scans the job administration jobnew for the next job that is both ready and allowed to execute on processor
proc (join jobs are preallocated). Jobs are found in a sequence that satisfies the heuristics b) and c) of the previous
section. Skipped jobs are prepended in front of jobold , such that the result jobold1 : ( job : jobnew1) is still the
complete administration and job is the required next job.
5. Results
Having developed annotated parallel applications, a basic concept of a parallel architecture, a performance model
and an algorithm to calculate optimal schedules, we can now present preliminary results. The most important result
is the speedup that may be attained with the various applications. The data that the scheduling algorithm requires
to compute the speedup could be obtained by running the applications through a fully implemented parallel reduc-
tion machine. However, since the job structure that develops during execution of the applications is strictly hierar-
chical, we were able to extract the required data from a simple pilot implementation. The remainder of this section
describes the experimental system that we built and the way the performance figures were obtained from the exper-
iments.
5.1. Experiment
The experimental system consists of a alternating string of processing elements and overlapping stores.5 By limit-
ing the maximum depth of the job-tree to the number of processing elements, we were able to test our ideas while
the design of the conductor is still in progress. Currently, a processing element supports one reducer and one graph
transport process. During an experiment, the first processing element in the string receives the main expression.
The jobs produced from the main expression are evaluated one by one on the second processing element, which in
turn may pass jobs it creates on to the third processing element etc. This corresponds to a pre-order traversal of the
job-tree. It does not however cause reduction to be performed in parallel. A run on the experimental system pro-
duces the data that the optimal scheduling algorithm requires to compute the speedup that may be attained. In a
full implementation of our reduction machine similar data would be exchanged between reducers and the conduc-
tor to perform on-the-fly scheduling.
5.2. System parameters
The measurements on the experimental system have been performed using a slow, fixed combinator graph
reducer.9 The observed data communication performance of 10000 nodes per second is based on the binary node
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representation of this reducer (one node occupies 6 bytes of storage). To obtain a realistic estimate of the T -factor
we should use the real-time performance of an optimised sequential combinator graph reducer,12 which exceeds
10000 reduction steps per second on a VAX 11/750. Experience with CPU bound applications has shown that the
MC68010 processors of the experimental system have about the same performance. The reported reduction speed
can be improved by one order of magnitude via optimisation techniques, but the same holds for the data communi-
cation speed via the use of special hardware. The latter may even yield an improvement of two orders of magni-
tude (see section 2.2.3.3).
Considering both performance figures we may derive a value for T = nodes per second / steps per second =
10000 / 10000 = 1 nodes/step. Tuijnman and Hertzberger13 report message passing delays on a multi processor
system that is similar to ours. When two processors are connected by a shared memory, which is the case for com-
munication between the conductor and reducers, a delay of 2 msec is found. Therefore a reasonable value for C =
steps per second × seconds = 10000 × 0. 002 = 20 steps.
5.3. Applications
A set of five application programs has been run on the experimental system to acquire the data needed to perform
optimal schedule calculations. Four of these application programs; quick sort, the fast Fourier transform, Wang’s
partition algorithm and the tidal model have been discussed in part I of this paper. Particular attention has been
paid to annotation and transformation to adopt the applications to parallel execution. In this part of our paper we
introduced a fifth application, that calculates the optimal schedule of a set of jobs with hierarchical precedence
relations. The remainder of this section presents a brief description of the input data it has been provided with, fol-
lowed by a discussion on performance characteristics under optimal scheduling conditions.
5.3.1. The optimal scheduling application
The scheduling program presented in section 4.3 has been applied to (artificial) performance data of seven hypo-
thetical jobs. As such the program can be executed like any other parallel application and the acquired data can be
used to calculate optimal schedules and maximum speed-up figures. To study the performance of an annotated pro-
gram on a parallel architecture, the relation between four architectural variables needs to be considered.
Speed-up factor
This quantity is defined as the quotient of Rs (the execution time of the sequential program) and the duration
of the optimal schedule. It corresponds to the intuitive notion that is conveyed by the word speed-up and it is
the objective function that has to be maximised. The limit of the speed-up when the number of processors
goes to infinity is the quantity S.
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Threshold value
A threshold is present in three of the five application programs (see figure 9). In these programs an abundant
amount of parallel jobs is generated by recursive function calls. A comparison with the threshold parameter
stops the recursion when the grain size of the jobs becomes too small. For a given application size and a
given number of processors an optimal value for the threshold is determined. The threshold value is optimal
when the speed-up is maximal.
Synchronisation and communication costs
These are the parameters C and T of section 5.2. Their value determines the minimum grain size of a job
that can still be submitted for parallel execution without decreasing the overall speed-up.
The number of processors
This parameter can be varied to determine for a given application the smallest value for which the maximum
speed-up can be achieved. Another possibility is to determine the maximum number of processors for which
the efficiency E of the system stays above a certain cost-effective value.
To present the performance data of the scheduling application, two sets of curves are drawn in figures (10) and
(11). In both figures the speed-up is plotted against different values of the threshold. For the scheduling application
the threshold value represents a specific depth in the search tree beyond which no more parallel jobs are generated.
At the left end of the x-axis in the figures this depth is zero, which means that no parallel jobs are submitted.
Increasing the threshold value by one means doubling the number of parallel jobs, as long as the search tree
remains balanced.
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Figure 10 : Speedup of the scheduling program for 8 processors with various T -factors
In figure (10) different speed-up curves are shown with the number of processors fixed to eight. Each curve corre-
sponds to a certain performance of the data communication subsystem, expressed by the T -factor belonging to the
curve. The figure shows that for this application the T -factor should not drop below a value of 0.1 (i.e. the
required throughput of the communication network should be higher than 1 node per 10 reduction steps). With this
throughput a maximum speed-up of 4.6 can still be achieved with an optimum threshold value of 4. It is assumed,
that the lowest acceptable processor utilisation is 50% (a speed-up of 4.6 with 8 processors in this case). Figure
(10) also shows that data communication becomes a negligible factor when the network throughput exceeds the
value of one node per reduction step (T = 1). The performance data of the other application programs show a simi-
lar behaviour. In all cases the network throughput has a critical region between T = 1 and T = 0. 1.
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Figure 11 : Speedup of scheduling for T = 0. 1 with various numbers of processors
Figure (11) shows a set of speed-up curves for the lowest acceptable network throughput of T = 0. 1. For each
number of processors an optimum value of the threshold exists and the corresponding processor utilisation
decreases when the number of processors increases, to drop below the assumed acceptable limit of 50% for 16 pro-
cessors or more. We may conclude that the scheduling application with the given input and the given data commu-
nication system with (T = 0. 1) can have an economical speed-up of 4.6 with 8 processors.
5.3.2. Optimal performance
To calculate the optimal schedules for the remainder of our application programs, they hav e been supplied with the
following input data. The quick sort function has been applied to a list of 1024 values, resulting from the sine
function applied to the first 1024 natural numbers. The fast Fourier transform algorithm calculates the frequency
and phase spectrum of a real valued function in the time domain. The parallel version of the algorithm has been
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supplied with a data array of 512 elements, containing 8 periods of a sawtooth wav e form with an amplitude of 64.
The real part of the 512-point transform shows peaks of the same height at every eighth point, corresponding to the
flat frequency spectrum of a sawtooth. The input for the Wang algorithm was a square, diagonally dominant, tri
diagonal matrix of 255 rows. The tidal model has been run on a grid of 10 × 10 points representing an area of 1000
km2, during 5 time steps of about 15 minutes simulated time. The initial conditions were set to an average water
depth of 30 metres and a slope in the water height of 3 metres in the x direction.
The best economical speedup for the application programs is presented in table (1). The first row giv es an impres-
sion of the order of complexity that ranges from O(n) to O(n!). The second row states the execution time (Rs) of
the sequential versions of the applications on the given input data. The third row shows the performance gain or
loss (Rs / Rt) that is incurred by transforming the programs into a form suitable for parallel evaluation. The inclu-
sion of a threshold mechanism and the addition of the sandwich and own functions are responsible for most of the
performance loss. In case of the tidal model the transformation is particularly complicated. It involves the intro-
duction of streams to model concurrent processes and the division of a space staggered grid into equal parts. The
resulting program appears to be a more efficient version of the original program. We hav e not been able to find an
explanation for this phenomenon. Table (1) presents the results of the tidal model in case of a bisection of the grid.
The fourth row in table (1) presents the best speedup results that can be obtained with the given application and a
minimum T -factor (fifth row), provided that the processor utilisation does not drop below the supposed economi-
cally acceptable value of 50%. The minimum T -factor represents the data communication capacity that should at
least be available to achieve the given speedup. The next two rows show the optimal values of the threshold and the
number of processors that should be used under these circumstances. The penultimate row of the table gives an
estimate of the number of nodes that is needed by the most heavily used processor; all other processors need fewer
nodes. These estimates are based on a reducer that uses fixed size nodes (each node has a tag and two pointer
fields) and a reference counting garbage collector. With a non-reference counting garbage collector at least twice
the estimated amount of store is necessary to prevent garbage collection from requiring to much processing time.5
The last row of table (1) presents the maximum speedup (S) that will result if the communication performance (T )
grows to infinity and unlimited processors are available. The values shown are based on the lowest threshold that
we have used in the experiments. Comparing this row to the speedup figures shows that much of the potential
available parallelism can be exploited on a practical local memory architecture. The maximum speedup may be
larger than the number of processors used because the speedup refers to the sequential untransformed versions of
the programs and the transformation by itself may already speedup computations.
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Legend schedule quick sort fast Fourier Wang tidal model
Program transformation
Order of complexity n ! / p ! n log n n log n n  n2
Sequential steps 530908 493205 262655 190930 199644
Transformation loss 0.98 0.94 1 0.87 1.29
Best economical schedule
Economical speedup 4.6 2.2 4.5 2.7 2.2
Minimum T -factor 0.1 1 1 1 0.1
Threshold 4 32 128 - -
Number of processors 8 4  8 5 2
Minimum space
per processor (nodes) 7995 8223 5506 6213 5614
Unlimited processors and no data communication cost
Maximum speedup 15.2 2.8 7.4 3.7 2.5
Table 1 : Optimal performance of the five application programs
The Wang partitioning algorithm solves a set of linear equations that result in a tridiagonal coefficient matrix.
Because this algorithm has been designed for parallel execution and as a consequence lacks a sequential counter
part, the transformation loss has to be interpreted differently. The execution time (Rs ) of the Wang program
applied to an undivided matrix has been compared to the total number of reduction steps when the program is
applied to the same matrix divided in five equal parts. The Wang algorithm and the tidal model have been anno-
tated in such a way that a fixed number of jobs is generated during execution. This number is determined by the
transformation. The reason for doing so is that the grain size of the jobs does not depend on the input data and can
be fixed by the programmer. Both quick sort and the schedule program generate jobs whose grain size depends on
the calculations. In such cases the number of jobs can not be fixed a priori and a threshold mechanism has to be
included by the programmer. In case of the fast Fourier transform the number of jobs does not depend on the cal-
culations and the grain size of jobs could be fixed by a transformation into a program without a threshold mecha-
nism. However, due to the nature of the calculations a recursive version of the algorithm with a threshold mecha-
nism is much simpler to derive.
6. Conclusions
Parallel graph reduction based on jobs is a useful concept. It allows divide-and-conquer applications and programs
based on synchronous communicating processes to run faster on a parallel machine. The architecture of such a
machine can be based on local store. Jobs are copied from one processing element to another, but work is not
duplicated. Even cyclic programs can be made to benefit from parallelism on an architecture that does not support
globally cyclic graphs.
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Centralised control over the machine by the conductor is feasible because the interaction between the applications
and the central control is restricted to a minimum. The threshold mechanism that we propose to regulate the grain
size of parallel computations serves to restrict such communications. Centralised control is also effective. The
information about the behaviour of the running application that is available to the conductor enables it to schedule
jobs in a near optimal way. At each decision point the conductor has knowledge about the resource requirements of
the set of jobs that are currently being offered for consideration as parallel grains. As soon as the system is suffi-
ciently loaded with jobs, new requests may be refused, to prevent the administration from overflowing.
The job concept causes the process structure of a parallel computation to be strictly hierarchical. This makes high
speed data communication possible, since the transport of a job or result can be separated from synchronisation.
The transactions with the conductor involve small messages, which are transmitted when synchronisation occurs.
The space to store these small messages is always available because the transmit operation is blocking. The jobs
and results transmitted after consulting the conductor, may contain a much larger volume of data that can be trans-
mitted without further synchronisation. In this case the space to store the message at the receiver side is reserved
before the transaction is started. Job and result transport is simple enough to be implemented directly in hardware,
allowing for a data communication speedup of two orders of magnitude with respect to a software implementation.
The separation of synchronisation and communication in general purpose systems is not feasible since one can not
always afford to have both the producer and the consumer of a message to be delayed while data is being
exchanged. Another difference between ours and a general approach to concurrency is that reducers may be con-
sidered both as client and as server. Hence a request for service may safely be refused because the client is capable
of servicing its own request. The cost of such a refused request is merely the time necessary to send a message to
the conductor and wait for the reply. The actual job graph is not transmitted in that case.
The results that we have presented are based on a posteriori optimal scheduling. Rather than building a full scale
system, we have restricted ourselves to a pilot implementation. The scheduling data are recorded during the run of
an application and processed after the application has been run. The assumptions about the number of available
processors are realistic, but the parameters and relations that model the data communication network are a first
approximation that will be refined in future work. Two other differences with scheduling as it would be performed
on a fully implemented system are the accuracy of the parameters that determine the decision making policy and
the time that the scheduling algorithm is allowed to spend on making a decision.
We hav e shown that under conservative assumptions with respect to the performance of the data communication
sub-system there is a situation where a processor utilisation of over 50% may be attained. Some applications are
more critical in this respect than others because their computational complexity is lower in terms of the job and/or
result size. The actual number of processors that may be occupied depends on the application and the problem
size. An interesting aspect of our proposal is that we have managed to escape from the computer science tradition
that a new compiler should compile itself. Instead the heart of our system is used as one of its applications.
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